



Failure Modes, Effects and Diagnostic Analysis

Project:

Surge protective devices
TERMITRAB complete multistage non pluggable

Customer:

PHOENIX CONTACT GmbH & Co. KG
Blomberg
Germany

Contract No.: Phoenix Contact 23/05-128

Report No.: Phoenix Contact 16/06-072 R023

Version V3, Revision R1, September 2023

Stephan Aschenbrenner

Management summary

This report summarizes the results of the hardware assessment carried out on the surge protective devices TERMITRAB complete multistage non pluggable in the versions listed in the drawings referenced in section 2.5.1. Table 1 gives an overview of the different configurations that belong to the considered surge protective devices TERMITRAB complete multistage non pluggable.

The hardware assessment consists of a Failure Modes, Effects and Diagnostics Analysis (FMEDA). A FMEDA is one of the steps taken to achieve functional safety assessment of a device per IEC 61508. From the FMEDA, failure rates are determined and consequently the Safe Failure Fraction (SFF) is calculated for the device. For full assessment purposes all requirements of IEC 61508 must be considered.

Only the described configurations were analyzed. All other possible variants or electronics are not covered by this report.

Surge protective devices are not considered to be elements according to IEC 61508-4 section 3.4.5 as they are not performing one or more element safety functions. Therefore there is no need to calculate a SFF (Safe Failure Fraction). Only the interference on safety functions needs to be considered. This interference is expressed in a contribution to the overall PFD_{AVG} / PFH.

The failure rates used in this analysis are from the *exida* Electrical Component Reliability Handbook ([N3]) for Profile 1 ¹.

Table 1: Configuration overview

TTC-6-1x2-...DC-UT TTC-6-1x2-...DC-PT	Surge protection device TTC multistage non pluggable, for one 2-wire floating signal circuit. Nominal voltages: 24 VDC.
TTC-6-1x2-M-...DC-UT-I TTC-6-1x2-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for one 2-wire floating signal circuit. Nominal voltages: 12 VDC, 24 VDC, 48 VDC.
TTC-6-1x2-F-M-...DC-UT-I TTC-6-1x2-F-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for one 2-wire floating signal circuit. Indirect grounding via gas-filled surge arrester. Nominal voltages: 12 VDC, 24 VDC, 48 VDC.
TTC-6-2x1-...DC-UT TTC-6-2x1-...DC-PT	Surge protection device TTC multistage non pluggable, for two signal circuits with common reference potential. Nominal voltages: 24 VDC.
TTC-6-2x1-M-...DC-UT-I TTC-6-2x1-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for two signal circuits with common reference potential. Nominal voltages: 12 VDC, 24 VDC, 48 VDC.

¹ See Appendix 3 for further details on the selected profile.

TTC-6-2x1-F-M-...DC-UT-I TTC-6-2x1-F-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for two signal circuits with common reference potential. Indirect grounding via gas-filled surge arrester. Nominal voltages: 12 VDC, 24 VDC, 48 VDC.
TTC-6-3-HF-M-...DC-UT-I TTC-6-3-HF-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for three signal circuits including common reference potential. For HF applications and telecommunication interfaces without supply voltage (up to 90 Mbit/s). Nominal voltages: 12 VDC, 24 VDC.
TTC-6-3-HF-F-M-...DC-UT-I TTC-6-3-HF-F-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for three signal circuits including common reference potential. For HF applications and telecommunication interfaces without supply voltage (up to 90 Mbit/s). Indirect grounding via gas-filled surge arrester. Nominal voltages: 12 VDC, 24 VDC.
TTC-6-2-HC-...DC-UT-I TTC-6-2-HC-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator for one 2-wire floating signal circuit with high nominal current. Nominal voltages: 24 VDC.
TTC-6-2-HC-M-...DC-UT-I TTC-6-2-HC-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for one 2-wire floating signal circuit with high nominal current. Nominal voltages: 24 VDC.
TTC-6-2-...DC-UT TTC-6-2-...DC-PT	Surge protection device TTC multistage non pluggable, for impedance-sensitive signal circuits. Nominal voltages: 24 VDC.
TTC-6-2-...DC-UT-I TTC-6-2-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator for impedance-sensitive signal circuits. Nominal voltages: 24 VDC.
TTC-6-2xTVSD-...DC-UT TTC-6-2xTVSD-...DC-PT	Surge protection device TTC multistage non pluggable, with integrated status indicator for two signal circuits with common reference potential. Nominal voltages: 12 VDC, 24 VDC.
TTC-6-2xTVSD-M-...DC-UT-I TTC-6-2xTVSD-M-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for two signal circuits with common reference potential. Nominal voltages: 12 VDC, 24 VDC.

TTC-3-1x2-...	Surge protection device TTC multistage non pluggable, for one 2-wire floating signal circuit. Nominal voltages: 24 VDC.
TTC-3-2x1-...	Surge protection device TTC multistage non pluggable, for two signal circuits with common reference potential. Nominal voltages: 24 VDC.
TTC-6-1x2-M-EX-...DC-UT-I TTC-6-1x2-M-EX-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for one 2-wire floating Ex-i signal circuit. Nominal voltages: 24 VDC.
TTC-6-2x1-M-EX-...DC-UT-I TTC-6-2x1-M-EX-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for two Ex-i signal circuits with common reference potential. Nominal voltages: 24 VDC.
TTC-6-3-HF-F-M-EX-...DC-UT-I TTC-6-3-HF-F-M-EX-...DC-PT-I	Surge protection device TTC multistage non pluggable, with integrated status indicator and integrated maintenance disconnecter for one 3-wire Ex-i signal circuit including common reference potential. For HF applications. Indirect grounding via gas-filled surge arrester. Nominal voltages: 12 VDC, 24 VDC.
TTC-6-3-HF-...DC-PT	Surge protection device TTC multistage non pluggable, for three signal circuits including common reference potential. For HF applications and telecommunication interfaces without supply voltage (up to 90 Mbit/s). Nominal voltages: 12 VDC, 24 VDC.

The following tables show how the above stated requirements are fulfilled.

Table 2: TTC-6-1x2-... – Failure rates ²

	<i>exida</i> Profile 1	
	Analysis 1 ³	Analysis 2 ⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.3	11.3

Table 3: TTC-6-1x2-M-...-I – Failure rates ²

	<i>exida</i> Profile 1	
	Analysis 1 ³	Analysis 2 ⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.8	11.8

² It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

³ Analysis 1 represents a worst-case analysis.

⁴ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 4: TTC-6-1x2-F-M-...-I – Failure rates ⁵

	<i>exida</i> Profile 1	
	Analysis 1 ⁶	Analysis 2 ⁷
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.1	2.1
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	8.7	4.8
Total failure rate (interfering with SIF)	10.8	10.8

Table 5: TTC-6-2x1-... – Failure rates ⁵

	<i>exida</i> Profile 1	
	Analysis 1 ⁶	Analysis 2 ⁷
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.6	1.6
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	6.9	3.0
Total failure rate (interfering with SIF)	8.5	8.5

⁵ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

⁶ Analysis 1 represents a worst-case analysis.

⁷ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 6: TTC-6-2x1-M-...-I and TTC-6-2x1-M-EX-...-I – Failure rates ⁸

	<i>exida</i> Profile 1	
	Analysis 1 ⁹	Analysis 2 ¹⁰
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.9	1.9
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	6.9	3.0
Total failure rate (interfering with SIF)	8.8	8.8

Table 7: TTC-6-2x1-F-M-...-I – Failure rates ⁸

	<i>exida</i> Profile 1	
	Analysis 1 ⁹	Analysis 2 ¹⁰
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.9	1.9
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	7.9	4.0
Total failure rate (interfering with SIF)	9.8	9.8

⁸ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

⁹ Analysis 1 represents a worst-case analysis.

¹⁰ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 8: TTC-6-3-HF-M-...-I – Failure rates ¹¹

	<i>exida</i> Profile 1	
	Analysis 1 ¹²	Analysis 2 ¹³
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	25.1	21.6
Total failure rate (interfering with SIF)	28.0	28.0

Table 9: TTC-6-3-HF-F-M-...-I and TTC-6-3-HF-F-M-EX-...-I – Failure rates ¹¹

	<i>exida</i> Profile 1	
	Analysis 1 ¹²	Analysis 2 ¹³
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.1	2.1
Fail Dangerous Detected (λ_{DD})	0	19.1
Fail Dangerous Undetected (λ_{DU})	24.9	5.8
Total failure rate (interfering with SIF)	27.0	27.0

¹¹ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

¹² Analysis 1 represents a worst-case analysis.

¹³ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 10: TTC-6-2-HC-...-I – Failure rates ¹⁴

	<i>exida</i> Profile 1	
	Analysis 1 ¹⁵	Analysis 2 ¹⁶
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	2.5
Fail Dangerous Undetected (λ_{DU})	3.3	0.8
Total failure rate (interfering with SIF)	5.7	5.7

Table 11: TTC-6-2-HC-M-...-I – Failure rates ¹⁴

	<i>exida</i> Profile 1	
	Analysis 1 ¹⁵	Analysis 2 ¹⁶
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	2.5
Fail Dangerous Undetected (λ_{DU})	3.3	0.8
Total failure rate (interfering with SIF)	6.2	6.2

¹⁴ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

¹⁵ Analysis 1 represents a worst-case analysis.

¹⁶ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 12: TTC-6-2-...DC-... – Failure rates ¹⁷

	<i>exida</i> Profile 1	
	Analysis 1 ¹⁸	Analysis 2 ¹⁹
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	5.3	1.8
Total failure rate (interfering with SIF)	7.7	7.7

Table 13: TTC-6-2-...DC-...-I – Failure rates ¹⁷

	<i>exida</i> Profile 1	
	Analysis 1 ¹⁸	Analysis 2 ¹⁹
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	5.3	1.8
Total failure rate (interfering with SIF)	7.7	7.7

¹⁷ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

¹⁸ Analysis 1 represents a worst-case analysis.

¹⁹ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 14: TTC-6-2xTVSD-... – Failure rates ²⁰

	<i>exida</i> Profile 1	
	Analysis 1 ²¹	Analysis 2 ²²
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.6	1.6
Fail Dangerous Detected (λ_{DD})	0	2.9
Fail Dangerous Undetected (λ_{DU})	3.1	0.2
Total failure rate (interfering with SIF)	4.7	4.7

Table 15: TTC-6-2xTVSD-M-...-I – Failure rates ²⁰

	<i>exida</i> Profile 1	
	Analysis 1 ²¹	Analysis 2 ²²
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.9	1.9
Fail Dangerous Detected (λ_{DD})	0	2.9
Fail Dangerous Undetected (λ_{DU})	3.1	0.2
Total failure rate (interfering with SIF)	5.0	5.0

²⁰ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

²¹ Analysis 1 represents a worst-case analysis.

²² Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 16: TTC-3-1x2-... – Failure rates ²³

	<i>exida</i> Profile 1	
	Analysis 1 ²⁴	Analysis 2 ²⁵
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	6.0
Fail Dangerous Undetected (λ_{DU})	22.8	16.8
Total failure rate (interfering with SIF)	25.2	25.2

Table 17: TTC-3-2x1-... – Failure rates ²³

	<i>exida</i> Profile 1	
	Analysis 1 ²⁴	Analysis 2 ²⁵
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.6	1.6
Fail Dangerous Detected (λ_{DD})	0	6.4
Fail Dangerous Undetected (λ_{DU})	13.2	6.8
Total failure rate (interfering with SIF)	14.8	14.8

²³ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

²⁴ Analysis 1 represents a worst-case analysis.

²⁵ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table 18: TTC-6-1x2-M-EX-...-I – Failure rates ²⁶

	<i>exida</i> Profile 1	
	Analysis 1 ²⁷	Analysis 2 ²⁸
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.8	11.8

Table 19: TTC-6-3-HF-...DC-PT – Failure rates ²⁶

	<i>exida</i> Profile 1	
	Analysis 1 ²⁷	Analysis 2 ²⁸
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	25.1	21.6
Total failure rate (interfering with SIF)	27.5	27.5

The failure rates are valid for the useful life of the surge protective devices TERMITRAB complete multistage non pluggable (see Appendix 2).

²⁶ It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

²⁷ Analysis 1 represents a worst-case analysis.

²⁸ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

Table of Contents

Management summary	2
1 Purpose and Scope	16
2 Project management.....	17
2.1 <i>exida.com</i>	17
2.2 Roles of the parties involved	17
2.3 Standards / Literature used	17
2.4 <i>exida</i> tools used.....	17
2.5 Reference documents	18
2.5.1 Documentation provided by the customer.....	18
2.5.2 Documentation generated by <i>exida</i>	18
3 Description of the analyzed devices.....	20
4 Failure Modes, Effects, and Diagnostic Analysis	28
4.1 Description of the failure categories	28
4.2 Methodology – FMEDA, Failure rates.....	29
4.2.1 FMEDA.....	29
4.2.2 Failure rates.....	29
4.3 Assumptions	30
4.4 FMEDA Results.....	30
4.4.1 TTC-6-1x2-.....	31
4.4.2 TTC-6-1x2-M-...-I	32
4.4.3 TTC-6-1x2-F-M-...-I.....	33
4.4.4 TTC-6-2x1-.....	34
4.4.5 TTC-6-2x1-M-...-I and TTC-6-2x1-M-EX-...-I.....	35
4.4.6 TTC-6-2x1-F-M-...-I	36
4.4.7 TTC-6-3-HF-M-...-I	37
4.4.8 TTC-6-3-HF-F-M-...-I and TTC-6-3-HF-F-M-EX-...-I.....	38
4.4.9 TTC-6-2-HC-...-I.....	39
4.4.10 TTC-6-2-HC-M-...-I.....	40
4.4.11 TTC-6-2-...DC-...	41
4.4.12 TTC-6-2-...DC-...-I.....	42
4.4.13 TTC-6-2xTVSD-...	43
4.4.14 TTC-6-2xTVSD-M-...-I.....	44
4.4.15 TTC-3-1x2-.....	45
4.4.16 TTC-3-2x1-.....	46
4.4.17 TTC-6-1x2-M-EX-...-I	47
4.4.18 TTC-6-3-HF-...DC-PT.....	48
5 PFD _{AVG} / PFH calculation.....	49
5.1 PFD _{AVG} / PFH Results	50
5.1.1 Scenario 1: 1oo1, HFT = 0, SIL 2	51
5.1.2 Scenario 2: 1oo2, HFT = 1, CCF = 5 %, SIL 3	52

5.1.3 Scenario 3: 1oo2, HFT = 1, CCF = 10 %, SIL 3	53
6 Terms and Definitions	54
7 Status of the document	55
7.1 Liability	55
7.2 Releases	55
7.3 Release Signatures	55
Appendix 1: Possibilities to reveal dangerous undetected faults during the proof test ..	56
Appendix 1.1: Proof test to detect dangerous undetected faults	56
Appendix 2: Impact of lifetime of critical components on the failure rate	57
Appendix 3: <i>exida</i> Environmental Profiles	58

1 Purpose and Scope

This document shall describe the results of hardware assessment according to IEC 61508 carried out on the surge protective devices TERMITRAB complete multistage non pluggable in the versions listed in the drawings referenced in section 2.5.1. Table 1 gives an overview of the different configurations that belong to the considered surge protective devices TERMITRAB complete multistage non pluggable.

The FMEDA builds the basis for an evaluation whether a final element subsystem, including the surge protective devices TERMITRAB complete multistage non pluggable meets the average Probability of Failure on Demand (PFD_{AVG}) / Probability of dangerous Failure per Hour (PFH) requirements and if applicable the architectural constraints / minimum hardware fault tolerance requirements per IEC 61508 / IEC 61511. It **does not** consider any calculations necessary for proving intrinsic safety or the correct functioning of the surge protective device.

2 Project management

2.1 *exida.com*

exida is one of the world's leading accredited Certification Bodies and knowledge companies specializing in automation system safety and availability with over 400 years of cumulative experience in functional safety. Founded by several of the world's top reliability and safety experts from assessment organizations and manufacturers, *exida* is a global company with offices around the world. *exida* offers training, coaching, project oriented system consulting services, safety lifecycle engineering tools, detailed product assurance, cyber-security and functional safety certification, and a collection of on-line safety and reliability resources. *exida* maintains a comprehensive failure rate and failure mode database on process equipment.

2.2 Roles of the parties involved

PHOENIX CONTACT GmbH & Co. KG Manufacturer of the surge protective devices
TERMITRAB complete multistage non pluggable.

exida Performed the hardware assessment.

PHOENIX CONTACT GmbH & Co. KG contracted *exida* in June 2016 and March 2018 with the FMEDA of the above mentioned devices.

2.3 Standards / Literature used

The services delivered by *exida* were performed based on the following standards / literature.

[N1]	IEC 61508-2:2010	Functional safety of electrical/electronic/ programmable electronic safety-related systems – Part 2: Requirements for electrical/electronic/ programmable electronic safety related systems
[N2]	IEC 61508-4:2010	Functional safety of electrical/electronic/ programmable electronic safety-related systems – Part 4: Definitions and abbreviations
[N3]	Electrical Component Reliability Handbook, 3rd Edition, 2012	<i>exida</i> LLC, Electrical Component Reliability Handbook, Third Edition, 2012, ISBN 978-1- 934977-04-0

2.4 *exida* tools used

[T1]	SILcal V8.0.14	FMEDA Tool
[T2]	exSILentia V4.13.0	SIL Verification Tool

2.5 Reference documents

2.5.1 Documentation provided by the customer

[D1]	SIL- FMEDA-Bericht TTC_Mehrstufig_n_plug_R01_V00.pdf	Safety considerations for TERMITRAB complete multistage non pluggable including parts lists and circuit diagrams; R01.V00 of 20.09.2018
------	---	--

The list above only means that the referenced documents were provided as basis for the FMEDA but it does not mean that *exida* checked the correctness and completeness of these documents.

2.5.2 Documentation generated by *exida*

[R1]	FMEDA_TTC-3-1x2-..._V1R0.efm of 26.09.2016
[R2]	FMEDA_TTC-3-1x2-..._w_ED_V1R1.efm of 14.11.2016
[R3]	FMEDA_TTC-3-2x1-..._V1R0.efm of 26.09.2016
[R4]	FMEDA_TTC-3-2x1-..._w_ED_V1R1.efm of 14.11.2016
[R5]	FMEDA_TTC-6-1x2-..._V1R0.efm of 26.09.2016
[R6]	FMEDA_TTC-6-1x2-..._w_ED_V1R0.efm of 26.09.2016
[R7]	FMEDA_TTC-6-1x2-F-M-...-I_V1R0.efm of 26.09.2016
[R8]	FMEDA_TTC-6-1x2-F-M-...-I_w_ED_V1R0.efm of 26.09.2016
[R9]	FMEDA_TTC-6-1x2-M-...-I_V1R0.efm of 26.09.2016
[R10]	FMEDA_TTC-6-1x2-M-...-I_w_ED_V1R0.efm of 26.09.2016
[R11]	FMEDA_TTC-6-1x2-M-EX-...-I_V1R0.efm of 26.09.2016
[R12]	FMEDA_TTC-6-1x2-M-EX-...-I_w_ED_V1R0.efm of 26.09.2016
[R13]	FMEDA_TTC-6-2-24DC-..._V1R0.efm of 26.09.2016
[R14]	FMEDA_TTC-6-2-24DC-..._w_ED_V1R0.efm of 26.09.2016
[R15]	FMEDA_TTC-6-2-24DC-...-I_V1R0.efm of 26.09.2016
[R16]	FMEDA_TTC-6-2-24DC-...-I_w_ED_V1R0.efm of 26.09.2016
[R17]	FMEDA_TTC-6-2-HC-...-I_V1R0.efm of 26.09.2016
[R18]	FMEDA_TTC-6-2-HC-...-I_w_ED_V1R0.efm of 26.09.2016
[R19]	FMEDA_TTC-6-2-HC-M-...-I_V1R0.efm of 26.09.2016
[R20]	FMEDA_TTC-6-2-HC-M-...-I_w_ED_V1R0.efm of 26.09.2016
[R21]	FMEDA_TTC-6-2x1-..._V1R0.efm of 26.09.2016
[R22]	FMEDA_TTC-6-2x1-..._w_ED_V1R0.efm of 26.09.2016
[R23]	FMEDA_TTC-6-2x1-F-M-...-I_V1R0.efm of 26.09.2016
[R24]	FMEDA_TTC-6-2x1-F-M-...-I_w_ED_V1R0.efm of 26.09.2016
[R25]	FMEDA_TTC-6-2x1-M-...-I_&_TTC-6-2x1-M-EX-...-I_V1R0.efm of 26.09.2016
[R26]	FMEDA_TTC-6-2x1-M-...-I_&_TTC-6-2x1-M-EX-...-I_w_ED_V1R0.efm of 26.09.2016

[R27]	FMEDA_TTC-6-2xTVSD-..._V1R0.efm of 26.09.2016
[R28]	FMEDA_TTC-6-2xTVSD-..._w_ED_V1R0.efm of 26.09.2016
[R29]	FMEDA_TTC-6-2xTVSD-M-...-I_V1R0.efm of 26.09.2016
[R30]	FMEDA_TTC-6-2xTVSD-M-...-I_w_ED_V1R0.efm of 26.09.2016
[R31]	FMEDA_TTC-6-3-HF-F-M-...-I_&_TTC-6-3-HF-F-M-EX-...-I_V1R0.efm of 26.09.2016
[R32]	FMEDA_TTC-6-3-HF-F-M-...-I_&_TTC-6-3-HF-F-M-EX-...-I_w_ED_V1R1.efm of 14.11.2016
[R33]	FMEDA_TTC-6-3-HF-..._V1R0.efm of 25.10.2018
[R34]	FMEDA_TTC-6-3-HF-..._w_ED_V1R0.efm of 25.10.2018

3 Description of the analyzed devices

The FMEDA of the surge protective devices TERMITRAB complete multistage non pluggable has been carried out on the parts indicated in the following figures.




Figure 1: Circuit diagram of TTC-6-1x2-...




Figure 2: Circuit diagram of TTC-6-1x2-M-...-I




Figure 3: Circuit diagram of TTC-6-1x2-F-M-...-I




Figure 4: Circuit diagram of TTC-6-2x1-...




Figure 5: Circuit diagram of TTC-6-2x1-M-...-I




Figure 6: Circuit diagram of TTC-6-2x1-M-EX-...-I




Figure 7: Circuit diagram of TTC-6-2x1-F-M-...-I




Figure 8: Circuit diagram of TTC-6-3-HF-M-...-I




Figure 9: Circuit diagram of TTC-6-3-HF-F-M-...-I




Figure 10: Circuit diagram of TTC-6-3-HF-F-M-EX-...-I




Figure 11: Circuit diagram of TTC-6-2-HC-...-I




Figure 12: Circuit diagram of TTC-6-2-HC-M-...-I




Figure 13: Circuit diagram of TTC-6-2-...DC-...




Figure 14: Circuit diagram of TTC-6-2-...DC-...-I




Figure 15: Circuit diagram of TTC-6-2xTVSD-...




Figure 16: Circuit diagram of TTC-6-2xTVSD-M-...-I




Figure 17: Circuit diagram of TTC-3-1x2-...




Figure 18: Circuit diagram of TTC-3-2x1-...




Figure 19: Circuit diagram of TTC-6-1x2-M-EX-...-I




Figure 20: Circuit diagram of TTC-6-3-HF-...DC-PT

The following two figures Figure 21 and Figure 22 show how the surge protective devices (SPD) can be connected to other devices. All considered surge protective devices can be used with analog or binary devices.




Figure 21: Connection with analog devices




Figure 22: Connection with binary devices

Figure 23 shows how faults of the surge protective devices on the actuator side can be detected. On the sensor side faults can be detected by the safety PLC via an out of range check as the input signal will be outside the allowed range of 4-20mA or 2-10V in case of line short circuits and short circuits to GND.




Figure 23: Connection for fault detection

4 Failure Modes, Effects, and Diagnostic Analysis

The Failure Modes, Effects, and Diagnostic Analysis was done together with PHOENIX CONTACT GmbH & Co. KG and is documented in [R1] to [R34]. Failures have been classified according to the following failure categories.

4.1 Description of the failure categories

In order to judge the failure behavior of the surge protective devices TERMITRAB complete multistage non pluggable, the following definitions for the failure of the product were considered.

Fail-Safe State	The fail-safe state is defined as the output corresponding to the fail-safe output specified for the individual safety function. A dangerous failure is therefore a failure that does not correspond to the input signal of the SPD and therefore leads to a corrupted analog or binary output signal.
Safe	A safe failure (S) is defined as a failure that plays a part in implementing the safety function that: a) results in the spurious operation of the safety function to put the EUC (or part thereof) into a safe state or maintain a safe state; or, b) increases the probability of the spurious operation of the safety function to put the EUC (or part thereof) into a safe state or maintain a safe state.
Dangerous	A dangerous failure (D) is defined as a failure that plays a part in implementing the safety function that: a) prevents a safety function from operating when required (demand mode) or causes a safety function to fail (continuous mode) such that the EUC is put into a hazardous or potentially hazardous state; or, b) decreases the probability that the safety function operates correctly when required.
Dangerous Undetected	Failure that is dangerous and that is not being diagnosed by internal or external diagnostics (DU).
Dangerous Detected	Failure that is dangerous but is detected by external diagnostics (DD).
No effect	Failure mode of a component that plays a part in implementing the safety function but is neither a safe failure nor a dangerous failure.
No part	Component that plays no part in implementing the safety function but is part of the circuit diagram and is listed for completeness.

4.2 Methodology – FMEDA, Failure rates

4.2.1 FMEDA

A Failure Modes and Effects Analysis (FMEA) is a systematic way to identify and evaluate the effects of different component failure modes, to determine what could eliminate or reduce the chance of failure, and to document the system in consideration.

A FMEDA (Failure Modes, Effects, and Diagnostic Analysis) is a FMEA extension. It combines standard FMEA techniques with extension to identify online diagnostics techniques and the failure modes relevant to safety instrumented system design. It is a technique recommended to generate failure rates for each important category (safe detected, safe undetected, dangerous detected, dangerous undetected, fail high, fail low) in the safety models. The format for the FMEDA is an extension of the standard FMEA format from MIL STD 1629A, Failure Modes and Effects Analysis.

4.2.2 Failure rates

The failure rate data used by *exida* in this FMEDA is from the Electrical Component Reliability Handbook ([N3]) which was derived using over ten billion unit operational hours of field failure data from multiple sources and failure data from various databases. The rates were chosen in a way that is appropriate for safety integrity level verification calculations. The rates were chosen to match operating stress conditions typical of an industrial field environment similar to *exida* Profile 1. It is expected that the actual number of field failures due to random events will be less than the number predicted by these failure rates.

For hardware assessment according to IEC 61508 only random equipment failures are of interest. It is assumed that the equipment has been properly selected for the application and is adequately commissioned such that early life failures (infant mortality) may be excluded from the analysis.

Failures caused by external events however should be considered as random failures. Examples of such failures are loss of power or physical abuse.

The assumption is also made that the equipment is maintained per the requirements of IEC 61508 or IEC 61511 and therefore a preventative maintenance program is in place to replace equipment before the end of its “useful life”.

The user of these numbers is responsible for determining their applicability to any particular environment. Accurate plant specific data may be used for this purpose. If a user has data collected from a good proof test reporting system such as *exida* SILStat™ that indicates higher failure rates, the higher numbers shall be used. Some industrial plant sites have high levels of stress. Under those conditions the failure rate data is adjusted to a higher value to account for the specific conditions of the plant.

4.3 Assumptions

The following assumptions have been made during the Failure Modes, Effects, and Diagnostic Analysis of the surge protective devices TERMITRAB complete multistage non pluggable.

- Failure rates are constant, wear out mechanisms are not included.
- Propagation of failures is not relevant.
- Practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.
- The device is installed per manufacturer's instructions.
- The device is used within its specified limits.
- Sufficient tests are performed prior to shipment to verify the absence of vendor and/or manufacturing defects that prevent proper operation of specified functionality to product specifications or cause operation different from the design analyzed.
- For safety applications only the described configurations are considered.
- In case of multiple channel devices only one channel is part of the considered safety function. If multiple channels are used in a safety function then the given failure rates need to be multiplied by the number of used channels.
- External power supply failure rates are not included.
- The Mean Time To Restoration (MTTR) is 24 hours.
- Devices using differential transmission mode and which are decoupled from earth via GDT, don't have any connected potential on terminal 3 and 6. In case of connected potential to terminal 3 or 6, the dangerous undetected failure rate (λ_{DU}) of the equivalent article without decoupling from earth shall be used.

4.4 FMEDA Results

For the calculation the following has to be noted:

λ_{total} consists of the sum of all component failure rates. This means:

$$\lambda_{total} = \lambda_{SD} + \lambda_{SU} + \lambda_{DD} + \lambda_{DU}$$

4.4.1 TTC-6-1x2-...

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-1x2-... leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ²⁹	Analysis 2 ³⁰
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.3	11.3
No effect	18.3	18.3
No part	0	0

²⁹ Analysis 1 represents a worst-case analysis.

³⁰ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.2 TTC-6-1x2-M-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-1x2-M-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ³¹	Analysis 2 ³²
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.8	11.8
No effect	19.7	19.7
No part	0	0

³¹ Analysis 1 represents a worst-case analysis.

³² Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.3 TTC-6-1x2-F-M-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-1x2-F-M-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ³³	Analysis 2 ³⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.1	2.1
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	8.7	4.8
Total failure rate (interfering with SIF)	10.8	10.8
No effect	39.7	39.7
No part	0	0

³³ Analysis 1 represents a worst-case analysis.

³⁴ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.4 TTC-6-2x1-...

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2x1-... leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ³⁵	Analysis 2 ³⁶
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.6	1.6
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	6.9	3.0
Total failure rate (interfering with SIF)	8.5	8.5
No effect	18.3	18.3
No part	0	0

³⁵ Analysis 1 represents a worst-case analysis.

³⁶ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.5 TTC-6-2x1-M-...-I and TTC-6-2x1-M-EX-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2x1-M-...-I and TTC-6-2x1-M-EX-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ³⁷	Analysis 2 ³⁸
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.9	1.9
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	6.9	3.0
Total failure rate (interfering with SIF)	8.8	8.8
No effect	18.8	18.8
No part	0	0

³⁷ Analysis 1 represents a worst-case analysis.

³⁸ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.6 TTC-6-2x1-F-M-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2x1-F-M-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ³⁹	Analysis 2 ⁴⁰
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.9	1.9
Fail Dangerous Detected (λ_{DD})	0	3.9
Fail Dangerous Undetected (λ_{DU})	7.9	4.0
Total failure rate (interfering with SIF)	9.8	9.8
No effect	39.6	39.6
No part	0	0

³⁹ Analysis 1 represents a worst-case analysis.

⁴⁰ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.7 TTC-6-3-HF-M-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-3-HF-M-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁴¹	Analysis 2 ⁴²
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	25.1	21.6
Total failure rate (interfering with SIF)	28.0	28.0
No effect	20.6	20.6
No part	0	0

⁴¹ Analysis 1 represents a worst-case analysis.

⁴² Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.8 TTC-6-3-HF-F-M-...-I and TTC-6-3-HF-F-M-EX-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-3-HF-F-M-...-I and TTC-6-3-HF-F-M-EX-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁴³	Analysis 2 ⁴⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.1	2.1
Fail Dangerous Detected (λ_{DD})	0	19.1
Fail Dangerous Undetected (λ_{DU})	24.9	5.8
Total failure rate (interfering with SIF)	27.0	27.0
No effect	40.6	40.6
No part	0	0

⁴³ Analysis 1 represents a worst-case analysis.

⁴⁴ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.9 TTC-6-2-HC-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2-HC-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁴⁵	Analysis 2 ⁴⁶
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	2.5
Fail Dangerous Undetected (λ_{DU})	3.3	0.8
Total failure rate (interfering with SIF)	5.7	5.7
No effect	60.8	60.8
No part	0	0

⁴⁵ Analysis 1 represents a worst-case analysis.

⁴⁶ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.10 TTC-6-2-HC-M-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2-HC-M-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁴⁷	Analysis 2 ⁴⁸
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	2.5
Fail Dangerous Undetected (λ_{DU})	3.3	0.8
Total failure rate (interfering with SIF)	6.2	6.2
No effect	60.8	60.8
No part	0	0

⁴⁷ Analysis 1 represents a worst-case analysis.

⁴⁸ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.11 TTC-6-2-...DC-...

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2-...DC-... leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁴⁹	Analysis 2 ⁵⁰
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	5.3	1.8
Total failure rate (interfering with SIF)	7.7	7.7
No effect	18.3	18.3
No part	0	0

⁴⁹ Analysis 1 represents a worst-case analysis.

⁵⁰ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.12 TTC-6-2-...DC-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2-...DC-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁵¹	Analysis 2 ⁵²
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	5.3	1.8
Total failure rate (interfering with SIF)	7.7	7.7
No effect	18.8	18.8
No part	0	0

⁵¹ Analysis 1 represents a worst-case analysis.

⁵² Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.13 TTC-6-2xTVSD-...

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2xTVSD-... leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁵³	Analysis 2 ⁵⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.6	1.6
Fail Dangerous Detected (λ_{DD})	0	2.9
Fail Dangerous Undetected (λ_{DU})	3.1	0.2
Total failure rate (interfering with SIF)	4.7	4.7
No effect	0.3	0.3
No part	0	0

⁵³ Analysis 1 represents a worst-case analysis.

⁵⁴ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.14 TTC-6-2xTVSD-M-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-2xTVSD-M-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁵⁵	Analysis 2 ⁵⁶
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.9	1.9
Fail Dangerous Detected (λ_{DD})	0	2.9
Fail Dangerous Undetected (λ_{DU})	3.1	0.2
Total failure rate (interfering with SIF)	5.0	5.0
No effect	0.8	0.8
No part	0	0

⁵⁵ Analysis 1 represents a worst-case analysis.

⁵⁶ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.15 TTC-3-1x2-...

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-3-1x2-... leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁵⁷	Analysis 2 ⁵⁸
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	6.0
Fail Dangerous Undetected (λ_{DU})	22.8	16.8
Total failure rate (interfering with SIF)	25.2	25.2
No effect	54.6	54.6
No part	0	0

⁵⁷ Analysis 1 represents a worst-case analysis.

⁵⁸ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.16 TTC-3-2x1-...

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-3-2x1-... leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁵⁹	Analysis 2 ⁶⁰
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	1.6	1.6
Fail Dangerous Detected (λ_{DD})	0	6.4
Fail Dangerous Undetected (λ_{DU})	13.2	6.8
Total failure rate (interfering with SIF)	14.8	14.8
No effect	18.6	18.6
No part	0	0

⁵⁹ Analysis 1 represents a worst-case analysis.

⁶⁰ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.17 TTC-6-1x2-M-EX-...-I

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-1x2-M-EX-...-I leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁶¹	Analysis 2 ⁶²
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.9	2.9
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.8	11.8
No effect	38.8	38.8
No part	0	0

⁶¹ Analysis 1 represents a worst-case analysis.

⁶² Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

4.4.18 TTC-6-3-HF-...DC-PT

The FMEDA carried out on the surge protective devices TERMITRAB complete multistage non pluggable TTC-6-3-HF-...DC-PT leads under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	<i>exida</i> Profile 1	
	Analysis 1 ⁶³	Analysis 2 ⁶⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ_{SD})	0	0
Fail Safe Undetected (λ_{SU})	2.4	2.4
Fail Dangerous Detected (λ_{DD})	0	3.5
Fail Dangerous Undetected (λ_{DU})	25.1	21.6
Total failure rate (interfering with SIF)	27.5	27.5
No effect	20.1	20.1
No part	0	0

⁶³ Analysis 1 represents a worst-case analysis.

⁶⁴ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.

5 PFD_{AVG} / PFH calculation

The following calculated PFD_{AVG} / PFH values for the surge protective devices must be considered in combination with PFD_{AVG} / PFH values from other devices of a Safety Instrumented Function (SIF) in order to determine the suitability for a specific Safety Integrity Level (SIL).




Table 20 shows the maximum allowed PFD_{AVG} / PFH values for a certain SIL according to table 2 of IEC 61508-1:2010.

Table 20: Maximum allowed PFD_{AVG} / PFH values

PFD _{AVG}	PFH	SIL type
1.00E-02	1.00E-06 1/h	SIL 2
1.00E-03	1.00E-07 1/h	SIL 3

As the surge protective devices are contributing to the entire safety function, they should only consume a certain percentage of the allowed range from the specific Safety Integrity Level.

Assuming 5% of this range as a reasonable budget, Table 21 shows the maximum allowed PFD_{AVG} / PFH values for the SPD.

Table 21: Reasonable SIF budget for SPD

5% allowed budget of SIF for specific SIL		SIL
PFD _{AVG}	PFH	
5.00E-04	5.00E-08 1/h	SIL 2
5.00E-05	5.00E-09 1/h	SIL 3

In order to check whether the above mentioned requirements are fulfilled for a device listed in sections 4.4.1 to 4.4.18, the PFD_{AVG} / PFH values of the selected article must be below or equal to the values presented in Table 21.

5.1 PFD_{AVG} / PFH Results

The PFD_{AVG} / PFH values are calculated for three specific scenarios:

Scenario	Safety Architecture	CCF	SIL for SIF
1	1oo1	-	2
2	1oo2	5 %	3
3	1oo2	10 %	3

For every scenario the corresponding PFD_{AVG} / PFH values are summarized in a separate table.

The calculations for the PFD_{avg} / PFH values are based on those conditions:

- *exida* Profile 1
- FMEDA Analysis 2
- T_{proof}: 1 year
- MT: 10 years
- MTTR: 24 hours
- PTC: 99%

5.1.1 Scenario 1: 1oo1, HFT = 0, SIL 2

Type	PFD _{AVG}	PFH [1/h]	Used PFD_AVG SIL 2 Budget [%]	Used PFH SIL 2 Budget [%]
TTC-6-1x2-...	3.04E-05	5.40E-09	0.3	0.5
TTC-6-1x2-M-...-I	3.04E-05	5.40E-09	0.3	0.5
TTC-6-1x2-F-M-...-I	2.70E-05	4.80E-09	0.3	0.5
TTC-6-2x1-...	1.69E-05	3.00E-09	0.2	0.3
TTC-6-2x1-M-...-I & TTC-6-2x1-M-EX-...-I	1.69E-05	3.00E-09	0.2	0.3
TTC-6-2x1-F-M-...-I	2.25E-05	4.00E-09	0.2	0.4
TTC-6-3-HF-M-...-I	1.21E-04	2.16E-08	1.2	2.2
TTC-6-3-HF-F-M-...-I & TTC-6-3-HF-F-M-EX-...-I	3.26E-05	5.80E-09	0.3	0.6
TTC-6-2-HC-...-I	4.50E-06	8.00E-10	0.0	0.1
TTC-6-2-HC-M-...-I	4.50E-06	8.00E-10	0.0	0.1
TTC-6-2-...DC-...	1.01E-05	1.80E-09	0.1	0.2
TTC-6-2-...DC-...-I	1.01E-05	1.80E-09	0.1	0.2
TTC-6-2xTVSD-...	1.12E-06	2.00E-10	0.0	0.0
TTC-6-2xTVSD-M-...-I	1.12E-06	2.00E-10	0.0	0.0
TTC-3-1x2-...	9.44E-05	1.68E-08	0.9	1.7
TTC-3-2x1-...	3.82E-05	6.80E-09	0.4	0.7
TTC-6-1x2-M-EX-...-I	3.04E-05	5.40E-09	0.3	0.5
TTC-6-3-HF-...DC-PT	1.21E-04	2.16E-08	1.2	2.2

5.1.2 Scenario 2: 1002, HFT = 1, CCF = 5 %, SIL 3

Type	PFD _{AVG}	PFH [1/h]	Used PFD_AVG SIL 3 Budget [%]	Used PFH SIL 3 Budget [%]
TTC-6-1x2-...	1.52E-06	2.70E-10	0.2	0.3
TTC-6-1x2-M-...-I	1.52E-06	2.70E-10	0.2	0.3
TTC-6-1x2-F-M-...-I	1.35E-06	2.40E-10	0.1	0.2
TTC-6-2x1-...	8.44E-07	1.50E-10	0.1	0.2
TTC-6-2x1-M-...-I & TTC-6-2x1-M-EX-...-I	8.44E-07	1.50E-10	0.1	0.2
TTC-6-2x1-F-M-...-I	1.13E-06	2.00E-10	0.1	0.2
TTC-6-3-HF-M-...-I	6.09E-06	1.08E-09	0.6	1.1
TTC-6-3-HF-F-M-...-I & TTC-6-3-HF-F-M-EX-...-I	1.63E-06	2.90E-10	0.2	0.3
TTC-6-2-HC-...-I	2.25E-07	4.00E-11	0.0	0.0
TTC-6-2-HC-M-...-I	2.25E-07	4.00E-11	0.0	0.0
TTC-6-2-...DC-...	5.06E-07	9.00E-11	0.1	0.1
TTC-6-2-...DC-...-I	5.06E-07	9.00E-11	0.1	0.1
TTC-6-2xTVSD-...	5.62E-08	1.00E-11	0.0	0.0
TTC-6-2xTVSD-M-...-I	5.62E-08	1.00E-11	0.0	0.0
TTC-3-1x2-...	4.73E-06	8.43E-10	0.5	0.8
TTC-3-2x1-...	1.91E-06	3.40E-10	0.2	0.3
TTC-6-1x2-M-EX-...-I	1.52E-06	2.70E-10	0.2	0.3
TTC-6-3-HF-...DC-PT	6.09E-06	1.08E-09	0.6	1.1

5.1.3 Scenario 3: 1oo2, HFT = 1, CCF = 10 %, SIL 3

Type	PFD _{AVG}	PFH [1/h]	Used PFD_AVG SIL 3 Budget [%]	Used PFH SIL 3 Budget [%]
TTC-6-1x2-...	3.04E-06	5.40E-10	0.3	0.5
TTC-6-1x2-M-...-I	3.04E-06	5.40E-10	0.3	0.5
TTC-6-1x2-F-M-...-I	2.70E-06	4.80E-10	0.3	0.5
TTC-6-2x1-...	1.69E-06	3.00E-10	0.2	0.3
TTC-6-2x1-M-...-I & TTC-6-2x1-M-EX-...-I	1.69E-06	3.00E-10	0.2	0.3
TTC-6-2x1-F-M-...-I	2.25E-06	4.00E-10	0.2	0.4
TTC-6-3-HF-M-...-I	1.22E-05	2.16E-09	1.2	2.2
TTC-6-3-HF-F-M-...-I & TTC-6-3-HF-F-M-EX-...-I	3.26E-06	5.80E-10	0.3	0.6
TTC-6-2-HC-...-I	4.50E-07	8.00E-11	0.0	0.1
TTC-6-2-HC-M-...-I	4.50E-07	8.00E-11	0.0	0.1
TTC-6-2-...DC-...	1.01E-06	1.80E-10	0.1	0.2
TTC-6-2-...DC-...-I	1.01E-06	1.80E-10	0.1	0.2
TTC-6-2xTVSD-...	1.12E-07	2.00E-11	0.0	0.0
TTC-6-2xTVSD-M-...-I	1.12E-07	2.00E-11	0.0	0.0
TTC-3-1x2-...	9.46E-06	1.68E-09	0.9	1.7
TTC-3-2x1-...	3.82E-06	6.80E-10	0.4	0.7
TTC-6-1x2-M-EX-...-I	3.04E-06	5.40E-10	0.3	0.5
TTC-6-3-HF-...DC-PT	1.22E-05	2.16E-09	1.2	2.2

6 Terms and Definitions

FIT	Failure In Time (1×10^{-9} failures per hour)
FMEDA	Failure Modes, Effects, and Diagnostic Analysis
HFT	Hardware Fault Tolerance
Low demand mode	Mode where the frequency of demands for operation made on a safety-related system is no greater than one per year and no greater than twice the proof test frequency.
High demand mode	Mode, where the frequency of demands for operation made on a safety-related system is greater than twice the proof check frequency.
MTBF	Mean Time Between Failure
MTTR	Mean Time To Restauration
PFD_{AVG}	Average Probability of Failure on Demand
PFH	Probability of dangerous Failure per Hour
SFF	Safe Failure Fraction summarizes the fraction of failures which lead to a safe state and the fraction of failures which will be detected by diagnostic measures and lead to a defined safety action.
SIF	Safety Instrumented Function
SIL	Safety Integrity Level
SPD	Surge Protective Device
T[Proof]	Proof Test Interval
PTC	Proof Test Coverage
MT	Mission Time

7 Status of the document

7.1 Liability

exida prepares reports based on methods advocated in International standards. Failure rates are obtained from a collection of industrial databases. *exida* accepts no liability whatsoever for the use of these numbers or for the correctness of the standards on which the general calculation methods are based.


Due to future potential changes in the standards, best available information and best practices, the current FMEDA results presented in this report may not be fully consistent with results that would be presented for the identical product at some future time. As a leader in the functional safety market place, *exida* is actively involved in evolving best practices prior to official release of updated standards so that our reports effectively anticipate any known changes. In addition, most changes are anticipated to be incremental in nature and results reported within the previous three year period should be sufficient for current usage without significant question.

Most products also tend to undergo incremental changes over time. If an *exida* FMEDA has not been updated within the last three years and the exact results are critical to the SIL verification you may wish to contact the product vendor to verify the current validity of the results.


7.2 Releases

Version History:	V3R1	PFD _{AVG} value corrected for TTC-6-2-HC* devices in scenario two; September 8, 2023
	V3R0	PFD _{AVG} / PFH values for each SPD added; July 24, 2023
	V2R0	TTC-6-3-HF-...DC-PT added; October 26, 2018
	V1R0	Review comments incorporated; November 18, 2016
	V0R1	Initial version; November 17, 2016
Author:	Stephan Aschenbrenner	
Review:	V3R0	Armin Schulze (<i>exida</i>); July 24, 2023
	V0R1	Dr. Cornelius Rieß (<i>exida</i>); November 17, 2016
		Stephan Seggebruch (PHOENIX CONTACT); November 17, 2016
Release status:	Released to PHOENIX CONTACT GmbH & Co. KG	

7.3 Release Signatures



Dipl.-Ing. (Univ.) Stephan Aschenbrenner, Partner



Dipl.-Ing. (Univ.) Armin Schulze, Safety Engineer

Appendix 1: Possibilities to reveal dangerous undetected faults during the proof test

According to section 7.4.5.2 f) of IEC 61508-2 proof tests shall be undertaken to reveal dangerous faults which are undetected by diagnostic tests.

This means that it is necessary to specify how dangerous undetected faults which have been noted during the FMEDA can be detected during proof testing.

Appendix 1 shall be considered when writing the safety manual as it contains important safety related information.

Appendix 1.1: Proof test to detect dangerous undetected faults

A suggested proof test consists of the following steps, as described in Table 22.

Table 22: Steps for a possible proof test

Step	Action
1	Bypass the connected safety device(s) or take other appropriate action to avoid a false trip
2	Force the surge protective devices TERMITRAB complete multistage non pluggable to reach predefined output levels over the entire range and verify that the output behaves as expected.
3	Restore the loop to full operation
4	Remove the bypass from the connected safety device(s) or otherwise restore normal operation

This test will detect approximately 99% of possible “du” failures of the surge protective devices TERMITRAB complete multistage non pluggable.

Appendix 2: Impact of lifetime of critical components on the failure rate

According to section 7.4.9.5 of IEC 61508-2, a useful lifetime, based on experience, should be assumed.

Although a constant failure rate is assumed by the probabilistic estimation method (see section 4.3) this only applies provided that the useful lifetime⁶⁵ of components is not exceeded. Beyond their useful lifetime the result of the probabilistic calculation method is therefore meaningless, as the probability of failure significantly increases with time. The useful lifetime is highly dependent on the component itself and its operating conditions – temperature in particular (for example, electrolytic capacitors can be very sensitive).

This assumption of a constant failure rate is based on the bathtub curve, which shows the typical behavior for electronic components. Therefore it is obvious that the PFD_{AVG} calculation is only valid for components which have this constant domain and that the validity of the calculation is limited to the useful lifetime of each component.

It is assumed that early failures are detected to a huge percentage during the installation period and therefore the assumption of a constant failure rate during the useful lifetime is valid.

The surge protective devices TERMITRAB complete multistage non pluggable do not contain components with reduced useful lifetime which are contributing to the dangerous undetected failure rate and therefore to the PFD_{AVG} calculation. Therefore there is no limiting factor to the useful lifetime.

When plant experience indicates a shorter useful lifetime than indicated in this appendix, the number based on plant experience should be used.

⁶⁵ Useful lifetime is a reliability engineering term that describes the operational time interval where the failure rate of a device is relatively constant. It is not a term which covers product obsolescence, warranty, or other commercial issues.

Appendix 3: *exida* Environmental Profiles

<i>exida</i> Profile	1	2	3	4	5	6
Description (Electrical)	Cabinet mounted/ Climate Controlled	Low Power Field Mounted no self-heating	General Field Mounted self-heating	Subsea	Offshore	N/A
Description (Mechanical)	Cabinet mounted/ Climate Controlled	General Field Mounted	General Field Mounted	Subsea	Offshore	Process Wetted
IEC 60654-1 Profile	B2	C3 also applicable for D1	C3 also applicable for D1	N/A	C3 also applicable for D1	N/A
Average Ambient Temperature	30°C	25°C	25°C	5°C	25°C	25°C
Average Internal Temperature	60°C	30°C	45°C	5°C	45°C	Process Fluid Temp.
Daily Temperature Excursion (pk-pk)	5°C	25°C	25°C	0°C	25°C	N/A
Seasonal Temperature Excursion (winter average vs. summer average)	5°C	40°C	40°C	2°C	40°C	N/A
Exposed to Elements/Weather Conditions	No	Yes	Yes	Yes	Yes	Yes
Humidity ⁶⁶	0-95% Non-Condensing	0-100% Condensing	0-100% Condensing	0-100% Condensing	0-100% Condensing	N/A
Shock ⁶⁷	10 g	15 g	15 g	15 g	15 g	N/A
Vibration ⁶⁸	2 g	3 g	3 g	3 g	3 g	N/A
Chemical Corrosion ⁶⁹	G2	G3	G3	G3	G3	Compatible Material
Surge ⁷⁰						
Line-Line	0.5 kV	0.5 kV	0.5 kV	0.5 kV	0.5 kV	N/A
Line-Ground	1 kV	1 kV	1 kV	1 kV	1 kV	
EMI Susceptibility ⁷¹						
80MHz to 1.4 GHz	10V /m	10V /m	10V /m	10V /m	10V /m	N/A
1.4 GHz to 2.0 GHz	3V/m	3V/m	3V/m	3V/m	3V/m	
2.0Ghz to 2.7 GHz	1V/m	1V/m	1V/m	1V/m	1V/m	
ESD (Air) ⁷²	6kV	6kV	6kV	6kV	6kV	N/A

⁶⁶ Humidity rating per IEC 60068-2-3

⁶⁷ Shock rating per IEC 60068-2-27

⁶⁸ Vibration rating per IEC 60068-2-6

⁶⁹ Chemical Corrosion rating per ISA 71.04

⁷⁰ Surge rating per IEC 61000-4-5

⁷¹ EMI Susceptibility rating per IEC 6100-4-3

⁷² ESD (Air) rating per IEC 61000-4-2